#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization International Bureau





## (43) International Publication Date 17 January 2002 (17.01.2002)

## **PCT**

H01L 23/58,

# (10) International Publication Number WO 02/05349 A1

21/31, 21/469

(51) International Patent Classification7:

(21) International Application Number: PCT/US01/22045

(22) International Filing Date: 12 July 2001 (12.07.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 60/217,749 12 July 2000 (12.07.2000) US

(71) Applicant: CALIFORNIA INSTITUTE OF TECH-NOLOGY [US/US]; 1200 East California Boulevard, Pasadena, CA 91125 (US).

(72) Inventors: LEWIS, Nathan, S.; 5259 Gould Avenue, La Canada, CA 91011 (US). ROYEA, William; 333 East Ontario Street #2901B, Chicago, IL 60611 (US). (74) Agent: HAILE, Lisa, A.; Gray Cary Ware & Freidenrich LLP, Suite 1600, 4365 Executive Drive, San Diego, CA 92121-2189 (US).

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

#### Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.



(54) Title: ELECTRICAL PASSIVATION OF SILICON-CONTAINING SURFACES USING ORGANIC LAYERS

(57) Abstract: Electrical structures and devices may be formed and include an organic passivating layer (R) that is chemically bonded to a silicon-containing semiconductor material (Si) to improve the electrical properties of electrical devices. In different embodiments, the organic passivating layer (52, 62, 82) may remain within finished devices to reduce dangling bonds, improve carrier lifetimes, decrease surface recombination velocities, increase electronic efficiencies, or the like. In other embodiments, the organic passivating layer (114, 150) may be used as a protective sacrificial layer and reduce contact resistance or reduce resistance of doped regions. The organic passivation layer may be formed without the need for high-temperature processing.

# ELECTRICAL PASSIVATION OF SILICON-CONTAINING SURFACES USING ORGANIC LAYERS

#### FIELD OF THE INVENTION

This invention relates in general to electrical structures and processes for forming electrical devices, and more particularly, to electrical structures and processes for forming electrical devices having organic layers chemically bonded to a siliconcontaining surface.

#### **DESCRIPTION OF THE RELATED ART**

10

15

20

25

30

Obtaining acceptable electrical properties of semiconductor surfaces is critical to the performance of many semiconductor-based electrical devices. Surface electrical properties become especially important as devices shrink in size, because the surface-to-volume ratio of the device components becomes higher and surfaces play a more important role in the overall device properties. In general, surfaces of crystalline solids are sites of electrical defects because the atoms at the surface do not experience the same bonding as atoms in the bulk of the crystalline material. Structurally or electrically defective surface sites are generally denoted as surface states or dangling bonds. Reduction of surface states is an important feature in improving the performance of electrical devices because such reduction lowers the level of electrical defects and provides improved electrical device properties of the resulting device structures.

Surface states that form electrical defects are a particularly important issue for silicon-based electrical devices. When silicon is exposed to air, a native oxide forms on the surface of the silicon. This native oxide contains a significant density of surface states at the interface between the crystalline silicon and the native oxide. These surface states allow electrons and holes to combine thereby reducing the current flow through the electrical device. The poor electrical properties of such surfaces are manifested in many physical properties of electronic devices formed form such materials. Some of these electrical properties include the surface recombination velocity, which represents the rate at which electrons and holes recombine at the surface of the device, the lifetime of charge carriers in the device, the excess interface

2

capacitance due to charge carriers residing in residual dangling bonds at the device surfaces, the open circuit voltage of photovoltaic devices, the rectification ratio and leakage current of semiconductor/metal Schottky diodes, the voltage-versus current gain properties of metal-oxide-semiconductor field effect transistors, and a variety of other electrical properties of such electronic devices.

5

10

15

20

Some methods to passivate the surface of crystalline silicon to reduce the number of dangling bonds and to reduce the surface state density, thereby obtaining improved electrical devices through improvements in the properties of the surface of the silicon, have been explored in the past. A H-terminated silicon substrate can be formed upon exposure of the crystalline silicon to hydrogen gas, to a hydride-containing reducing agent, or to aqueous acids. However, the H-terminated silicon-containing surface is not stable in the presence of air. Similarly, halogens have been used to form halogen-covered silicon-containing surfaces, but such surfaces likewise suffer from a similar instability in air. In addition, such surfaces have poor surface recombination velocities in contact with air, allowing electrons which should be flowing as electrical current to recombine with holes thereby providing inferior electrical properties of the resulting devices and device structures.

Silicon can be covered with a thermally grown oxide formed under controlled conditions such that there is a low interface state density at the resulting silicon/silicon dioxide interface. However, silicon dioxide is an electrical insulator and often the thickness of this insulator is too great for formation of certain electrical device structures, in which little or no silicon oxide is desired on the siliconcontaining surface.

Formation of silicon oxides requires high temperatures, and often these high temperatures interfere with previous device processing acts which cannot tolerate high processing temperatures. The exposure to high temperature required for form the silicon dioxide, therefore, produces degraded performance from the resulting electrical device or requires an alteration in the flow of process acts to form the final desired device structure. In addition, silicon dioxide has too low of a dielectric constant for use in certain device structures in which a layer having a high dielectric

3

constant but a low surface state density at the interface with the silicon is desired for good electrical device performance.

Also, during formation of electrical devices, formation of too much silicon oxide or exposure of the surface to undesired contaminants may adversely affect device performance. If too much native silicon oxide is formed, a subsequent contact metalization may make poor electrical contact, if any, to the substrate. Likewise, too much silicon oxide may prevent diffusion of dopant from an overlying layer into the substrate. To reduce these effects, many manufacturing sites have queue times between acts. Unfortunately, queue times are difficult to implement in manufacturing. A backlog of work at a piece of equipment or equipment downtime may make queue time compliance very difficult to administer. Reliability, reproducibility, and other concerns typically follow from the use of queue times.

5

10

15

20

25

Organic layers have been formed that are bonded to porous silicon. Crystalline silicon does not emit visible light. Unlike crystalline silicon, porous silicon emits visible light and chemically modified porous silicon structures can have acceptable photoluminescence properties. Chemical modification of oxide-coated crystalline silicon surfaces has been used to form electrochemical devices and sensors.

Although the existing methods of forming silicon-containing surfaces have some usefulness, there still remains a need in the art for silicon-containing surfaces that have good electrical properties and/or are chemically passivated.

#### **SUMMARY OF THE INVENTION**

An organic passivating layer that is chemically bonded to a silicon-containing surface may be used to improve the electrical properties of silicon-based electronic materials and to improve the properties of electrical devices resulting from the use of such materials. In different embodiments, the organic passivating layer may remain within finished devices to reduce dangling bonds, improve carrier lifetimes, decrease surface recombination velocities, allow controlled spacing on the molecular scale between various other layers in the device, or to increase the electronic efficiencies of the surfaces and devices. In other embodiments, the organic passivating layer may be

4

used as a protective sacrificial layer which ultimately reduces contact resistance or which ultimately reduces the resistance of doped regions in the device.

In one set of embodiments, an electrical structure comprises a crystalline material comprising silicon, wherein the crystalline material has a surface, and an organic layer is chemically bonded to the surface of the crystalline material. An electrical property of the electrical structure may be significantly different compared to the same structure without the organic layer. In another set of embodiments, a process can be used to form an electrical device that includes the electrical structure.

In another set of embodiments, the organic layer can be used as a reactive layer to form another organic or inorganic layer having desired properties, in which the second layer is physically and chemically separated from the underlying silicon substrate by the organic layer.

10

15

20

25

In still another set of embodiments, a process for forming an electrical device may comprise forming a patterned insulating layer over at least a portion of the electrical device. The patterned insulating layer can define an opening. A siliconcontaining region may have an exposed portion at the opening. The siliconcontaining region may be at least part of an electrical component within the electrical device. The process can also comprise forming an organic layer chemically bonded to the surface of the silicon-containing region. The process can further comprise removing the organic layer and forming a metal-containing layer after removing the organic layer. At least a portion of the metal-containing layer may contact the exposed portion of the silicon-containing region, and the metal-containing layer may be part of an electrical connection to the silicon-containing region.

In still another set of embodiments, a process for forming an electrical device can comprise forming a patterned insulating layer over at least of the electrical device. The patterned insulating layer may define an opening. A silicon-containing region may be an exposed portion at the opening, and the silicon-containing region may be at least part of an electrical component within the electrical device. The process can also comprise forming an organic layer chemically bonded to the surface of the

5

crystalline material. The process can further comprise removing the organic layer and forming a dopant-source layer that may contact the exposed portion of the silicon-containing region.

The foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the accompanying figures.

- FIG. 1 includes an illustration showing an organic layer chemically bonded to a silicon containing substrate.
  - FIG. 2 includes a schematic representation of a contactless radio frequency ("RF") conductivity apparatus that can be used to measure the photoconductivity decay dynamics.
- FIGs. 3 and 4 include illustrations of cross-sectional views of a portion of a semiconductor substrate during the formation of a photovoltaic cell with an organic passivation layer.
  - FIGs. 5 and 6 include illustrations of cross-sectional views of a portion of a semiconductor substrate when an organic layer is used as part of a gate dielectric layer.
- FIGs. 7 and 8 include illustrations of cross-sectional views of a portion of a semiconductor substrate when an organic layer is used in conjunction with a high-k material for a gate dielectric layer.

25

FIGs. 9-11 include illustrations of cross-sectional views of a portion of a semiconductor substrate where an organic layer is formed prior to the formation of an electrical contact.

6

FIGs. 12-15 include illustrations of cross-sectional views of a portion of a semiconductor substrate where an organic layer is used before forming an emitter region for a bipolar transistor.

FIGs. 16-19 include illustrations of cross-sectional views of a portion of a semiconductor substrate where an organic layer is used in Schottky diodes.

FIG. 20 shows I-V behavior of MIS devices with a chemically bonded insulating layer having the composition  $C_nH_{n+1}$  with n = 1, 2, 8.

FIG. 21 compares the I-V behavior of MIS devices with and without a chemically bonded hydrocarbon insulating layer.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

#### **DETAILED DESCRIPTION**

15

20

25

Reference is now made in detail to the exemplary embodiments of the invention, examples of which are illustrated in the accompanying drawings.

Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts (elements).

Electrical structures and devices may be formed and include an organic passivating layer that is chemically bonded to silicon to improve the electrical properties of electrical devices. In different embodiments, the organic passivating layer may remain within finished devices to reduce dangling bonds, improve carrier lifetimes, decrease surface recombination velocities, increase capacitance, or provide improvements in other electronic properties, such as voltage. In other embodiments, the organic passivating layer may be used as a protective sacrificial layer and reduce the contact resistance or reduce the resistance of doped regions.

7

Attention is now directed to specific embodiments. The semiconductor substrate includes silicon atoms but may also include other Group IVA atoms, such as germanium, carbon, or the like. The semiconductor substrate may be substantially monocrystalline and have its primary surface along the (100), (111), or other crystal plane. The substrate may be formed using a Czochralski-grown or float-zone process. The semiconductor substrate may also include an epitaxial layer overlying a semiconductor bulk material, semiconductor-on-insulator, polycrystalline semiconductor material, amorphous semiconductor material, or the like. Each of these materials typically includes silicon atoms. In many embodiments, the siliconcontaining substrates, materials, or layers are silicon substrates, silicon materials, or silicon layers.

5

10

15

20

Crystalline silicon can be transformed through etching or physical processing to produce a layer of material having at least 30% porosity and a collection of nanometer-sized physical protrusions, with such material having distinct physical and optical properties and commonly denoted as porous silicon. Crystalline silicon does not emit visible light and is useful in many electrical devices. Unlike crystalline silicon, porous silicon emits visible light and chemically modified porous silicon structures can have acceptable photoluminescence properties. Chemical modification of oxide-coated crystalline silicon surfaces has been used to form electrochemical devices and sensors. A portion of the silicon-containing material in electrical devices immediately adjacent to the organic layer may have a porosity less than approximately 30 percent. In another embodiment, the porosity may be no greater than approximately 10 percent.

The organic layer can contain a variety of functional groups in broad ranges of chemical classes that are considered members of organic molecules, such as alkanes, alkenes, alkynes, dienes, alicyclic hydrocarbons, arenes, alcohols, ethers, ketones, aldehydes, carbonyls, carbanions, polynuclear aromatics and derivatives of such organics (e.g., halide derivatives, etc.), biomolecules, such as sugars, isoprenes and isoprenoids, fatty acids and derivatives, etc.. Other functional groups and examples of members of organic layers are listed below in Table 1. The groups previously

8

described and those in Table 1 are merely to illustrate and not limit the present invention.

Table 1. Examples of Functional Groups

Acyl Derivatives
Alcohols, Thiols and Ethers
Aldehydes and Ketones
Aldols
Alkyl Halides
Alkynes & Alkenes
Alkynes, Reactions
Amines, aliphatic or aromatic
Arenes
Aromatics
Aryl Amines and Phenols
Aryl Side-Chains
Arylamines & Diazonium Salts
Carboranes
Carbocations
Carbonyls
Carboxylic Acids and Derivatives
Chirality & Stereogenic Centers
Conjugated Dienes
Cycloalkanes, such as cyclohexane
Diazonium Salts
Diels-Alder Reaction products
Dienes
Ethers and Alcohols
Isomers
Ketones and Aldehydes
Organometallics
Polyenes
Phosphines
Phosphates
Thioethers
Thioesters
Thionyls
Thiols
Ylides

FIG. 1 includes an illustration of an organic layer formed over silicon atoms within a semiconductor substrate. To form the chemically bonded organic passivation

9

layer, the silicon-containing surface is chemically reacted with a reagent or with a series of reagents to produce an organic layer that is chemically bonded to the silicon-containing surface. The reactions may occur in the gas phase, liquid phase, or solid phase to produce layers in which there is a chemical bond between the silicon-containing surface and the resulting organic layer. The chemical bonding between the silicon and the organic layer is typically covalent bonding but may be ionic or electrostatic in character as well.

The organic layer is illustrated by the letter "R." The organic layer may include carbon, hydrogen, oxygen, nitrogen, sulfur, phosphorus, or other similar elements. Most (over half) of the atoms within the organic layer are typically carbon and hydrogen.

10

15

20

R may be selected from a group called alkyl, allyl, polymer, or other organic materials. The linkage to the silicon can be formed by a bond from silicon to oxygen bonded to carbon, as in an alkoxide, from a bond from silicon to phosphorus, nitrogen, sulphur, or other species that also are linked to organic groups. For an alkoxide, the Si-R bonds would be replaced by Si-O-R bonds.

The organic layer over the semiconductor substrate may include a monolayer of a hydrocarbon group (alkyl, allyl, alkoxide, etc.) or may include a significantly thicker polymer layer. The organic layer may have functional groups as described in Table 1 structurally within the layer or at the terminus of the layer. Therefore, the thickness of the organic layer may vary from approximately 0.3 nm to over one micron. For embodiments where a monolayer is to be formed, the thickness generally will not exceed approximately 9 nm.

In one embodiment of the invention, the silicon-containing surface is first chemically etched to produce a H-terminated silicon-containing surface. The etching can occur in the liquid or gaseous phases and can be performed with a variety of reagents. For example, the silicon-containing surface may be etched in approximately 40 percent ammonium fluoride (NH<sub>4</sub>F) aqueous solution to yield a hydrogen-

10

terminated ("H-terminated") surface along the primary surface of the semiconductor substrate.

In another embodiment, the silicon-containing surface is cleaned in vacuum and consequently "activated" or made reactive chemically towards further reagents. Alternatively, the surface can be heated, bombarded with ions or electrons or otherwise cleaned to expose a reactive silicon-containing surface.

5

10

15

20

25

The reactive silicon-containing surface is then reacted with a reagent, or with a series of reagents, to produce an organic layer that is chemically bonded to the silicon-containing surface. The organic reagent can be reacted directly with an activated, reactive silicon-containing surface, or the organic reagent can be reacted with a silicon-containing surface prepared in an intermediate state that is reactive towards the organic reagent used to form organic layer that is chemically bonded to the silicon-containing surface. The reactions can be performed in the gas phase, liquid phase, or in the solid state.

In one embodiment, an organic reagent, such as an olefin, can be reacted with the cleaned reactive silicon-containing surface to form a silicon-carbon bonded species. Similarly, molecules with two double bonds can be used in a Diels-Alder reaction to form chemical bonds with the silicon-containing surface. Other methods of forming silicon-carbon bonds from reactive silicon-containing surfaces in vacuum are also useful and will be known to those skilled in the art. Similarly, the silicon-containing surface can be reacted with sulfur or oxygen-containing organic reagents having functional groups that will react with the silicon-containing surface to form a chemically-bonded organic layer on the resulting silicon-containing surface. Such functionality can include alcohols, which can form silicon oxygen bonds that tether the organic group to the silicon-containing surface, thiols, amines, and other reactive organic reagents.

In another embodiment, organic reagents can be exposed to etched Hterminated silicon substrates. Such reagents can include double bonds in conjunction with ultraviolet light, radical initiators, or heat, which form silicon carbon bonds to

11

the silicon-containing surface. For example, the semiconductor substrate may be exposed to an organometallic compound having a general composition that includes bonding of the type R-M-X, where R is an organic group, M is a metal atom, and X is a halogen atom. The hydrocarbon group R may be an alkyl group having one to twenty carbon atoms, although more carbon atoms on the alkyl group may be used. M may include magnesium, copper, thallium, aluminum, zinc, or the like. X may include chlorine, bromine, iodine, or the like. A specific embodiment can utilize Grignard reagents, where M is magnesium and X is chlorine, bromine, or iodine. The organometallic reagent can react with the silicon-containing surface to form an organic layer that is chemically bonded to the silicon-containing surface. Alternatively, an alkyl-lithium reagent (or other reagents of the formula R-M) may be used in place of the Grignard reagent.

5

10

15

In still another embodiment, the alkyl group may be formed by terminal olefin reduction with the H-terminated silicon-containing surface. For example, after forming a H-terminated surface of the semiconductor substrate, the substrate may be immersed in approximately equal volumes of  $CH_2=C_nH_{2n}$  (n = 5, 7, 9, etc.) and approximately 1.0 M ethyl aluminum chloride (EtAlCl<sub>2</sub>) in a hexane solution at approximately room temperature (17-25 °C) for a time period in a range of approximately 10-14 hours.

In still another set of embodiments, an alkoxide group may be formed instead of an alkyl group. The alkoxide group may include -OCH3,-OC2H5, or the like. For example, a H-terminated semiconductor substrate may be exposed to an alcoholic halogen or alcoholic ferrocenium solution to form the alkoxide group. Alternatively, an anodic electrical current can be used to accomplish the reaction of the siliconcontaining surface to form the chemically bonded silicon alkoxide species. In another embodiment, a metal alkoxide (M-O-R) may be used. The metal may include lithium, potassium, or the like. R may be an alkyl group (e.g., methyl, ethyl, propyl, or the like) or an allyl group and may contain other functionality including fluorine, chlorine, or other organic functional groups such as those listed in Table 1.

12

In another embodiment, the hydrogen-terminated silicon-containing surface can be transformed into an intermediate surface that is then reactive with an organic reagent to form the desired chemically-bonded organic layer on the silicon-containing surface. An embodiment of such an intermediate surface is obtained by using a halogen source to convert the reactive silicon-containing surface or the H-terminated silicon-containing surface into a halogen-terminated silicon-containing surface. Chlorination may be performed using phosphorus pentachloride (PCl5) or chlorine (Cl2) gas. Alternatively, other halogens or halogen sources including bromine (e.g., Br2, HBr, etc.), iodine (I2, CHI3, etc.), fluorine, or other reagents that produce reactive intermediate surfaces may also be used.

5

10

15

20

25

The reactive intermediate surface can then be exposed to the organic reagent to produce the desired chemical bonding between the silicon and the organic species. Organometallic materials may be used and include methyl magnesium chloride (CH3MgCl), methyl magnesium bromide (CH3MgBr), n-octyl magnesium bromide (C8H17MgBr), or the like. In this reaction, the halogen atoms are replaced by the hydrocarbon group from the organometallic compound to form an organic layer that is chemically bonded to the surface of the semiconductor substrate. In general, removal of the halogen-containing intermediate layer to form a covalently bonded organic layer can be done using a variety of methods, including organometallic reagents, such as Grignards and organolithium compounds, organocopper compounds, and the like.

In another embodiment, the halogen-terminated silicon-containing surface can be exposed to alkoxides or to other reagents that will produce chemical bonds between the silicon and the organic group.

In another embodiment, a halogen-terminated semiconductor substrate may be exposed to an allyl-M-X compound to form an allyl-terminated semiconductor substrate surface. Other organic functionality can also be introduced into the organic layer using similar methods.

In another embodiment, the chemically bonded organic group can be transformed by subsequent chemical reaction into another chemically bonded organic

13

species. For example, an allyl group may be formed from an alkyl group. The alkyl-terminated semiconductor substrate surface may be formed using any of the processes previously described. The alkyl-terminated semiconductor substrate may be exposed to a halide including chlorine, bromine, or the like and ultraviolet light to form a halogenated alkyl group. The semiconductor substrate with the halogenated alkyl group may be exposed to a base in the presence of alcohol. The base may include potassium hydroxide (KOH), ammonium hydroxide (NH4OH), or the like. The reaction can form an allyl-terminated semiconductor substrate surface, a halide salt (KX, NH4X, or the like), and water. In one specific embodiment, the allyl group typically has three to nine carbon atoms. In still other embodiments, more than nine carbon atoms may be used.

5

10

15

20

25

30

In another example, the chemically bonded organic group can be used as the initiation site of formation of another, second layer, which can be either physically attached or chemically bonded onto the chemically bonded organic layer. The second layer can be a metal, semiconductor, or insulator that is physically sputtered, electrodeposited, evaporated, spin-coated, sprayed, or otherwise physically deposited onto the organic layer. Alternatively, the second layer can be chemically reacted to become attached by formation of chemical bonds to the organic layer that is chemically bonded to the silicon substrate.

In one embodiment, the second layer is an organic polymer that is chemically bonded to the organic layer that is chemically bonded to the silicon. For example, the allyl group may be used to form a polymeric layer that is chemically bonded to the semiconductor substrate through the first said organic layer acting as a linker. The thickness of the polymer film can be at least approximately one nm and can exceed 100 nm or even one µm.

Insulating organic materials that can be used for such purposes can include, for example: main-chain carbon polymers, such as poly(dienes), poly(alkenes), poly(acrylics), poly(methacrylics), poly(vinyl ethers), poly(vinyl thioethers), poly(vinyl alcohols), poly(vinyl ketones), poly(vinyl halides), poly(vinyl nitrites), poly(vinyl esters), poly(styrenes), poly(aryines), and the like; main-chain acyclic heteroatom

5

10

14

polymers, such as poly(oxides), poly(caronates), poly(esters), poly(anhydrides), poly(urethanes), poly(sulfonate), poly(siloxanes), poly(sulfides), poly(thioesters), poly(sulfones), poly(sulfonamindes), poly(amides), poly(ureas), poly(phosphazens), poly(silanes), poly(silazanes), and the like; and main-chain heterocyclic polymers, such as poly(furantetracarboxylic acid diimides), poly(benzoxazoles), poly(oxadiazoles), poly(benzothiazinophenothiazines), poly(benzothiazoles), poly(pyrazinoquinoxalines), poly(pyromenitimides), poly(quinoxalines), poly(benzimidazoles), poly(oxidoles), poly(oxoisinodolines), poly(diaxoisoindoines), poly(triazines), poly(pyridzaines), poly(pioeraziness), poly(pyridines), poly(pioeridiens), poly(triazoles), poly(pyrazoles), poly(pyrrolidines), poly(carboranes), poly(oxabicyclononanes), poly(diabenzofurans), poly(phthalides), poly(acetals), poly(anhydrides), carbohydrates, and the like.

Table 2. Major Classes and Examples of Polymers

Major Class	Examples
Main-chain carbon polymers	poly(dienes), poly(alkenes),
	poly(acrylics), poly(methacrylics),
	poly(vinyl ethers), poly(vinyl
	thioethers), poly(vinyl alcohols),
	poly(vinyl ketones), poly(vinyl
	halides), poly(vinyl nitriles),
	poly(vinyl esters), poly(styrenes),
	poly(arylenes), etc.
Main-chain acyclic heteroatomic polymers	poly(oxides), poly(carbonates),
	poly(esters), poly(anhydrides),
	poly(urethanes), poly(sulfonates),
	poly(siloxanes), poly(sulfides),
	poly(thioesters), poly(sulfones),
	poly(sulfonamides), poly(amides),
	poly(ureas), poly(phosphazenes),
	poly(silanes), poly(silazanes), etc.

15

Main-chain heterocyclic polymers	poly(furan tetracarboxylic acid
	diimides), poly(benzoxazoles),
	poly(oxadiazoles),
	poly(benzothiazinophenothiazines),
	poly(benzothiazoles),
	poly(pyrazinoquinoxalines),
	poly(pyromellitimides),
	poly(quinoxalines),
·	poly(benzimidazoles),
	poly(oxindoles),
	poly(oxoisoindolines),
	poly(dioxoisoindolines),
•	poly(triazines), poly(pyridazines),
	poly(piperazines), poly(pyridines),
	poly(piperidines), poly(triazoles),
	poly(pyrazoles), poly(pyrrolidines),
	poly(carboranes),
	poly(oxabicyclononanes),
	poly(dibenzofurans),
	poly(phthalides), poly(acetals),
	poly(anhydrides), carbohydrates,
	etc.

Other methods for modifying a silicon-containing surface to produce chemically bonded organic layers may include alkylation using addition of olefins to the H-terminated surface induced by UV irradiation, free-radical initiation, thermal activation, or hydrosilylation, direct reaction of the H-terminated surface with bromine-containing Grignard reagents, and activation using anodic or cathodic electrochemical processes.

16

In other embodiments, the silicon-containing surface can be activated through formation of Si-N, Si-S, or Si-O bonds through reaction of a X-terminated silicon-containing surface with amines, thiols, or alcohols, respectively. Additionally, reaction of H-terminated, single-crystal Si to form Si-O bonds that provide the linkages to organic groups bonded to the silicon-containing surface can be achieved by photoelectrochemical reaction with carboxylic acids, photochemical reaction with aldehydes, thermal reaction with aldehydes, and thermal reactions with alcohols with or without dissolved oxidants. Reactions of an olefin with a surface-propagated radical chain reaction on the H-terminated surface can also be used. In still other embodiments, ion bombardment (e.g., ion implantation using Si<sup>+</sup>, Ar<sup>+</sup>, or the like) can be used.

10

15

20

25

The electrical properties of the silicon-containing surface that has been modified with the chemically bonded organic layer can be monitored through a variety of electrical measurements on the silicon-containing surface or through measurements on electronic devices resulting from the use of the modified surface in the formation of electronic devices. A method that provides information on the electrical properties of the modified silicon-containing surface itself is to measure the surface recombination velocity using a contactless measurement technique. This method also is generally indicative of performance of other electrical device properties involving semiconductor surfaces or the properties of structures that are comprised at least in part from such surfaces.

FIG. 2 includes a schematic representation of a contactless radio frequency ("RF") conductivity apparatus 200 that can be used to measure the photoconductivity decay dynamics which yield the surface recombination velocity of the surface for sample 260. The output from a high-frequency signal generator 202 operating at approximately 450 MHz can be connected to a power splitter 210, with one output of the power splitter connected to an amplifier 220 (+17 dB gain) through an attenuator 232, through a phase-shifter 234 to a reference port of a double-balanced frequency mixer 236. The other output of the power splitter 210 can be connected through an

17

amplifier 220 (+20 dB gain) to a coupled port of a directional coupler 222 (20 dB isolation).

5

10

15

20

25

A pulsed Nd:YAG laser 240 can emit radiation that is reflected by mirror 250 to reach. Before the radiation reaches the sample 260, it passes through a holographic diffuser (not shown). The laser 240 and holographic diffuser are described in more detail below. A tunable inductance-capacitance ("LC") circuit 224, including a variable coupling capacitor (approximately 1-11 picoFarad ("pF"), air gap), a variable matching capacitor (approximately 1-11 pF, quartz), and a 3-turn coil (copper wire, approximately 1.1 mm diameter), is placed in close proximity to the sample 260. The LC circuit 224 is connected to another input port of the directional coupler 222.

The output port of the directional coupler 222 can be connected to an attenuator 226 (approximately 0 to -13 dB) and through an amplifier 228 to a sample input port for the frequency mixer 236. The output of the frequency mixer 236 is coupled to a digital oscilloscope 238 for measurement of the photoconductivity decay signals. Prior to each measurement, the LC circuit 224 is tuned to the resonant frequency of the sample 260 by adjusting the variable capacitors and monitoring the amplitude of the reflected RF signal on a separate high-frequency digital oscilloscope (not shown).

Returning to the laser 240 and holographic diffuser, the semiconductor substrate sample 260 can be illuminated using approximately 10 ns pulses from a Nd:YAG laser (approximately 1064 nm) operating at a repetition rate of 10 Hz. The beam may be expanded to approximately 2 cm<sup>2</sup> in diameter using a Gallilean beam expander, and the power density of the beam may be attenuated using a beam splitter and neutral density filters. A spatially uniform beam profile can be produced on the semiconductor substrate by placing a holographic diffuser(approximately 1°) directly above the sample. The incident beam power may be determined using a power that can be equipped with a pyroelectric sensor (not shown).

Using neutral density filters (not shown), the power density of the expanded, incident beam may be adjusted to either approximately  $7x10^{-4}$  mJ cm<sup>-2</sup> pulse<sup>-1</sup> for

18

high-level injection conditions or to approximately 1x10-6 mJ cm<sup>-22</sup> pulse<sup>-1</sup> for low-level injection conditions. After the injected carriers spread throughout the thickness of the samples, these power densities can produce photogenerated carrier concentrations of approximately 2x10<sup>14</sup> carriers cm<sup>-3</sup> at high-level injection conditions and approximately 2x10<sup>11</sup> carriers cm<sup>-3</sup> at low-level injection conditions.

During measurements of the charge carrier lifetime, the sample 260 may be placed into a sealed glass vessel (not shown) that enables collection of RF conductivity decay measurements for the sample in contact with  $N_{2(g)}$ , air, or various liquid solutions. Both sides of the semiconductor sample 260 may be exposed during etching and during contact with the electrolyte solutions, and both sides may therefore be active surfaces for recombination during the lifetime measurements. Lifetimes for individual samples can be obtained by averaging approximately 128 signal decays for each experiment. The mean lifetimes reported for each surface treatment can be determined by averaging the lifetimes of at least three samples that had been subjected to nominally identical surface treatments.

The observed photoconductivity decay lifetime,  $\tau$  can be related to the bulk lifetime,  $\tau_b$ , and to the surface recombination velocity, S, through the following expression:

$$S = \frac{d}{2} \left( \frac{1}{\tau} - \frac{1}{\tau_b} \right)$$
(Fig. 1)

20 (Eq. 1)

5

10

15

where d is the sample thickness and when both surfaces are electrically active during carrier recombination tests. Data can be fit to single exponentials using a standard least square fitting method with no weighing applied to the residuals. Unless otherwise specified, S values are reported assuming  $\tau_b$  is infinity.

The following examples are offered by way of illustration and not by way of limitation. All of the samples are prepared using substantially monocrystalline silicon substrates each having a thickness of approximately 200 μm.

19

In a first set of examples, a two-act process of chlorination-alkylation is performed. H-terminated silicon-containing surfaces may be chlorinated by immersing the samples in a substantially saturated solution of PCl<sub>5</sub> in chlorobenzene (C6H5Cl)with benzoyl peroxide (C6H5CO2)2 as a radical initiator at approximately 90-100 °C for a time period of approximately 40-50 minutes. After removing the sample from the heat, the samples may be rinsed with tetrahydrofuran (THF) and methanol, and dried with  $N_2$ . Alternatively, the surfaces may be chlorinated by exposing the samples to  $Cl_2$  gas and illuminating them with ultraviolet ("UV") radiation for approximately 30 seconds. The chlorinated silicon-containing surface may then be immersed in  $C_nH_{2n+1}MgX$  (n = 1 - 8, X = Cl, Br, I) in THF at approximately 70-80 °C for a time period in a range of approximately 2 – 18 hours to obtain alkylated-surfaces. The wafer may be rinsed with THF and methanol, then sonicated in methanol and acetonitrile (CH3CN) for a time period in a range of approximately 4-6 minutes each, and finally dried with  $N_2$ .

5

10

15

20

25

For the methylated surfaces, the lifetime is approximately  $260 \pm 50~\mu s$  under low-level injection and  $290 \pm 80~\mu s$  under high-level injection, implying surface recombination velocities of approximately  $17 \pm 7$  and  $21 \pm 9~cm/s$  for low-level and high-level injection, respectively. The samples are stable in ambient air for extended time periods, with no significant degradation in lifetime after at least approximately 30 days in an air ambient.

Similar results may occur with the octylated-surfaces formed using the two-act process. After approximately 48 hours of exposure to room air, an octylated, siliconcontaining surface can exhibit lifetimes (approximately  $310 \pm 90~\mu s$  under low-level injection and approximately  $300 \pm 100~\mu s$  under high-level injection), and hence S values, that are substantially similar to those of the methylated surfaces. A monolayer comprising longer alkyl chains may potentially act as an improved hydrophobic barrier towards oxidation, thereby enhancing the surface stability relative to methylated silicon-containing surfaces.

Table 3 includes data for ethylated silicon-containing surfaces. The data indicates that chlorinating with PCl5 rather than chlorine gas is also effective in increasing lifetimes and reducing surface recombination velocities.

Time in air	PCl <sub>5</sub> /C <sub>2</sub> H <sub>5</sub> MgH	3r	Cl <sub>2</sub> /C <sub>2</sub> H <sub>5</sub> Mg	Br
<del></del>	τ, (μs)	SRV (cm/s)	τ, (μs)	SRV (cm/s)
0 min	$40 \pm 20$	350	30 ± 6	470
10 min	$70 \pm 30$	200	40 ± 7	350
1 hour	$80 \pm 40$	175	$60 \pm 10$	230
1 day	$180 \pm 100$	78	70 ± 30	200
> 1 day	200 ± 70	70	80 ± 30	175

Table 3: Ethylated Surfaces as a Function of Time in Air.

5

10

15

Silicon-containing surfaces can be alkylated using a one-act reduction of a terminal olefin by a Lewis acid on the surface to form an alkylated silicon-containing surface. H-terminated silicon-containing surfaces can be immersed in approximately equal volumes of  $CH_2=C_nH_{2n}$  (n=5,7,9) and approximately 1.0 M EtAlCl<sub>2</sub> in a hexane solution at room temperature (approximately 17-25 °C) for a time period in a range of approximately 11-13 hours. The samples may be removed from the alkylating solution, rinsed in THF, methylene chloride, and methanol, and dried with  $N_2$ . Table 4 includes data for hexyl (C6), octyl (C8), and dodecyl (C12) functional groups.

Table 4: C6, C8, and C12 Surfaces as a Function of Time in Air.

Time in air	Hexyl		Octyl		Dodecyl	
	τ, (μs)	SRV (cm/s)	τ, (μs)	SRV (cm/s)	τ, (μs)	SRV (cm/s)
0 min	200 ± 100	70	$200 \pm 7$	70	$120 \pm 30$	120
10 min	20 ± 3	700	20 ± 4	700	20 ± 1	700

21

Initially (substantially no air exposure), the data for the one-act olefin reduction are better compared to two-act chlorination/alkylation. However, the one-step olefin reduction process has decreased lifetimes and increase surface recombination velocities when air exposure time increases. At approximately 10 minutes of air exposure, the two-act process gives better electronic performance compared to the one-act process. Still, the one-act process has utility and can be used, particularly if air exposure is relatively short.

In still another non-limiting example for a polymer film, an olefin-terminated silicon-containing surface (as previously formed as described above with respect to the polymer general examples) can react with an olefin metathesis catalyst [(Cy<sub>3</sub>P)<sub>2</sub>Cl<sub>2</sub>Ru=CHPh, Cy=cyclohexyl] ("compound 1") by immersing the samples for a time period in a range of approximately 2.5-3.5 hours into an approximately 25 millimolar solution of compound 1 in CH<sub>2</sub>Cl<sub>2</sub>. The samples may be rinsed several times with CH<sub>2</sub>Cl<sub>2</sub> to remove any non-bound catalyst. Exposure of the surface-bound catalyst to an approximately 0.01–2.44 M solution of the norbornene monomer for a time period in a range of 25-35 minutes in 1,2-dichloroethane can result in the growth of a polymeric film on the silicon-containing surfaces of the semiconductor substrate. Polynorbornene films between 0.9 and 5500 nm in thickness can be produced through the use of 0.01 to 2.44 M solutions of norbornene monomer.

10

15

20

25

Because polymerization initiated by compound 1 is a controlled polymerization process, different film thicknesses can be obtained by varying the concentration of norbornene monomer in 1,2-dichloroethane solutions. Table 5 summarizes the thicknesses of several polymer films that may be produced at a fixed reaction time (approximately 30 minutes) for various concentrations of monomer in the solution. The standard deviation in the thickness data measured at six different spots for each sample may be less than approximately ±10% of the mean value, indicating that the polymer film covers substantially all the silicon-containing semiconductor substrate.

22

Table 5. Dependence of Polymer Film Thickness On Concentration of Norbornene in Solution

Monomer Concentration (M)	Thickness (nm)	
0.01	$0.9 \pm 0.1$	
0.09	$12.0 \pm 1.4$	
0.18	$42.0 \pm 14.0$	
0.27	$128.0 \pm 66.0$	

Samples for lifetime testing can include can include Si-allyl surfaces, a first set of Si-allyl-PNB (polynorbornene) surfaces, and other allyl-PNB surfaces. The lifetimes of the samples are approximately 48 microseconds for the Si-allyl surfaces are approximately 34 microseconds for the first set of the Si-allyl-PNB surface. For the other Si-allyl-PNB surfaces from the other samples, the lifetimes are in a range of approximately 77-431 microseconds.

5

20

The process may be used for a wide range of monomers that can be polymerized and could be used to form layers of controlled thickness on siliconcontaining surfaces. In other embodiments, the first polymer may be conductive or semiconductive when cyclooctatetraenes, phenylenevinylenes, or the like are used as feedstocks. The process may allow the formation of semiconductor/metal or semiconductor heterojunction structures.

In other non-limiting embodiments, H-terminated silicon-containing surfaces may be exposed to successive immersions in an alcoholic halogen solution or in an alcoholic solution of a one-electron oxidant such as ferrocenium (Fc<sup>+</sup>). In the first implementation, H-terminated silicon-containing surfaces may be exposed to a CH<sub>3</sub>OH-0.05 M I<sub>2</sub> solution, followed by nitrogen gas. In the second implementation, the samples may be exposed to CH<sub>3</sub>OH-0.05 M Fc-0.05 M Fc<sup>+</sup> followed by N<sub>2(g)</sub>. Table 6 includes data collected for low-injection and high-injection conditions.

23

Table 6. Data for Alcohol Solutions (Alkoxides)

	Low-Injection		High-Injection	
	$\tau(\mu s)$	S(cm/s)	τ(μs)	S (cm/s)
Alcohol-halogen solution		<del></del>		
1) CH <sub>3</sub> OH-0.05 M I <sub>2</sub>	$520 \pm 90$	19 ± 3	$600 \pm 300$	$16 \pm 8$
2) N <sub>2</sub>	$7.8 \pm 0.8$	$1300\pm100$	12 ± 1	$810 \pm 70$
3) CH <sub>3</sub> OH-0.05 M I <sub>2</sub>	500 ± 100	20 ± 4	$700 \pm 200$	14 ± 4
Alcohol-ferrocene solution				
1) CH <sub>3</sub> OH-0.05 M Fc-0.05 M Fc <sup>+</sup>	$500\pm100$	$20 \pm 4$	$700 \pm 200$	$14 \pm 4$
2) N <sub>2</sub>	$150\pm60$	$70 \pm 30$	$140 \pm 40$	$70 \pm 20$
3) CH <sub>3</sub> OH-0.05 M Fc-0.05 M Fc <sup>+</sup>	$470 \pm 40$	21 ± 2	$600 \pm 20$	16 ± 1
4) THF-0.05 M Me <sub>10</sub> Fc-0.01 M Me <sub>10</sub>	120 ± 20	$80 \pm 10$	101 ± 8	98 ± 8

As can be seen by the data in Table 6, an alkoxylation reaction can occur in the iodine-alcohol solution. An XP (X-ray photoelectron) survey spectrum obtained on surfaces that had been immersed into CH<sub>3</sub>OH-0.05 M I<sub>2</sub> and then rinsed with CH<sub>3</sub>OH showed approximately 0.2-0.3 monolayer of persistently-bound iodine, while scans of the Si 2p region showed the formation of approximately 0.2-0.3 monolayer of partially oxidized Si at 102.6 BeV (binding electron volts). The amount, position, and shape of this 102.6 BeV peak is virtually identical to that of the oxidized Si peak observed for silicon-containing surfaces that are exposed to CH<sub>3</sub>OH-0.2 M FcBF<sub>4</sub>. From the data, at least some, but not all, of the silicon surface is bonded to a methoxy group (-OCH3). More of the silicon at the surface is bonded to the methoxy groups if a ferrocenium solution is used, and such surfaces produce longer lifetimes and lower surface recombination velocities, S.

5

10

15

Specific examples of chemicals and some other alkoxylation reaction details are given below. Five combinations of crystal orientation and alkoxylations (with approximate reaction temperatures and reaction times in parentheses, performed in the presence of a one-electron oxidant, a halogen, or from a reactive silicon-containing

surface) may include: (100)-oriented Si with approximately 1 M LiOCH<sub>3</sub>-CH<sub>3</sub>OH (80 °C, 21.5 hours), (100)-oriented Si with approximately 1 M LiOCD<sub>3</sub>-CD<sub>3</sub>OD (70 °C, 23.5 hours), (111)-oriented Si with approximately 1 M LiOCH<sub>3</sub>-CH<sub>3</sub>OH (75 °C, 19 hours), (111)-oriented Si with approximately 1 M LiOCD<sub>3</sub>-CD<sub>3</sub>OD (70 °C, 19 hours), and (111)-oriented Si with approximately 1 M LiO(CH<sub>2</sub>)<sub>3</sub>CF<sub>3</sub>-THF prepared by adding approximately 7.5 mL of approximately 2.5 M LiC<sub>4</sub>H<sub>9</sub> in a hexane solution to approximately 2.6 mL of HO(CH<sub>2</sub>)<sub>3</sub>CF<sub>3</sub> in approximately 20 mL of THF (80 °C, 15.5 hours).

5

10

15

20

25

The organic passivation layer may have uses in many different types of electrical structures and devices. In some of the applications, the organic layer may be useful in helping to improve or otherwise significantly alter or change the electrical properties of the electronic device or semiconductor device including discrete components or integrated circuits. In other applications, the chemically-bonded organic layer may be useful to help reduce the likelihood of oxidizing or contaminating a semiconductor surface between processing acts. The organic layer may help to lengthen queue times or potentially eliminate the queue times. The embodiments below better illustrate these features.

FIG. 3 includes an illustration of a cross-sectional view of a portion of a semiconductor substrate 42. The substrate 42 includes a heavily doped p-type region 422, a relatively lightly doped p-type region 424, and a heavily doped n-type region 426 at the surface 428. Such an electronic structure may be used as part of a photovoltaic cell 40. Heavily doped regions may have dopant concentrations of at least approximately 1x10<sup>19</sup> atoms per cubic centimeter (to provide ohmic contacts) and lightly doped regions may have a dopant concentration no higher than approximately 1x10<sup>18</sup> atoms per cubic centimeter.

An organic layer 52 is then formed over the surface of the n-type region 426 as illustrated in FIG. 4. The organic layer 52 may be formed using any of the previously described processes. The organic layer 52 may be chemically bonded to

25

the semiconductor substrate 40 at the surface 428 of the n-type region 426 to form an organically passivated photovoltaic cell 50.

5

10

15

20

25

Because of the organic layer is chemically bonded to the semiconductor substrate 40 at the surface 428, dangling bonds in the photovoltaic cell 50 are reduced compared to the photovoltaic cell 40 (if the organic layer would not be formed). The carrier lifetime is increased, and the surface recombination velocity is decreased for photovoltaic cell 50. Therefore, the electronic efficiency of the electronic device is improved. As used herein, electronic efficiency is defined as 100 percent times the fraction of electrons that pass through or are generated by the electrical device divided the total number of electrons that could be used for electronic current. The divisor in the fraction is substantially a sum of electrons that form electron-hole pairs and electrons that pass through or are generated by the electrical device. Also, the voltage produced by the device under illumination is improved because fewer carriers recombine at the surfaces of the device and more are available for use in device output performance properties. Note that the organic layer 52 affects an electrical property within the semiconductor substrate 42, even though virtually none of the organic layer 52 lies within the substrate 42 and little if any electrons pass through the organic layer.

If the surface 428 is not properly passivated (e.g., photovoltaic cell 40), the photovoltaic cell 40 may have a short carrier lifetime and a relatively high surface recombination velocity because electron-hole pairs are more likely to recombine thereby reducing the electronic current generated by the photovoltaic cell 40.

Other geometries are also possible for photovoltaic cells, including structures that have various combinations of p-doped, intrinsic, and n-doped layers arranged in various geometries. Such structures are well known to skilled artisans. The chemically bonded organic layer may be used on one or more surfaces or surface regions of such structures to impart improved electrical properties to the device as a whole formed after such surfaces have been modified using said chemically bonded organic layer.

26

FIG. 5 includes an illustration of a cross-sectional view of a portion of a semiconductor substrate 60. An organic layer 62 is formed over the semiconductor substrate 60 using any of the methods previously described. The organic layer 62 may include an alkyl group, an allyl group, an alkoxide, or the like including functional groups listed in Table 1. The physical thickness of the organic layer may be no greater than approximately 10 nm. The organic layer may have an oxide equivalent thickness in a range of approximately 1-5 nm. An oxide equivalent thickness is an equivalent thickness of silicon dioxide that would give the same capacitance if a capacitor structure would be formed.

5

20

25

30

A gate electrode (control electrode) 72 is then formed over the organic layer 62 using conventional deposition and etching techniques and is illustrated in FIG. 6. Source/drain regions 74 can be formed within the semiconductor substrate 60. The portion of the semiconductor substrate 60 between the source/drain regions 74 defines a channel region 76 for the metal-oxide-semiconductor field-effect transistor ("MOSFET"). Therefore, a field-effect transistor can be formed where the organic layer may be part of the gate dielectric for the transistor.

For the prior example, the source/drain regions 74 have a conductivity type opposite that of the semiconductor substrate 60. The structure in FIG. 6 can be modified to become a capacitor. The conductivity type of the source/drain regions 74 may be changed to be the same as the semiconductor substrate 60, and the source/drain regions 74 may be electrically connected to each other. A combination of the source/drain regions 74 and the substrate form one capacitor electrode, and the gate electrode 72 is the other capacitor electrode. The organic layer 62 is the capacitor dielectric.

An organic layer may be formed and used with a high-k dielectric material.

As used herein, a high-k dielectric material has a dielectric constant of at least approximately 10. As illustrated in FIG. 7, an organic layer 82 has been formed over the semiconductor substrate 80. The organic layer 82 should be kept relatively thin, such as a monolayer. In some embodiments, the organic layer 82 may comprise organic groups, each of which has no more than approximately three carbon atoms. A

27

high-k gate dielectric material 84 may be formed over the organic layer 82. Examples of the high-k material 84 include titanium dioxide, strontium titanate, tantalum pentoxide, or other metal-oxide materials having a dielectric constant of at least approximately 10. The high-k gate dielectric material 82 may be deposited using conventional techniques.

5

20

25

30

A gate electrode 92 and source/drain regions 94 are formed to produce the device illustrated in FIG. 8. The gate electrode 92 and source/drain regions 94 are formed using conventional techniques. The portion of the semiconductor substrate 80 between the source/drain regions 94 defines a channel region 96 for the MOSFET.

The organic layer 82 may help to reduce dangling bonds and interface states that would otherwise be present if the high-k gate dielectric material 84 would be formed directly if the semiconductor substrate or if a native oxide layer would lie between the semiconductor substrate 80 and the high-k gate material 84 and the substrate 80.

Therefore, a field-effect transistor can be formed where the organic layer 82 better allows the use of a high-k gate material 84 for the gate dielectric of the transistor.

The organic layer may be useful in passivating silicon-containing surfaces where oxidation or other adverse reactions could occur. These may be useful in electrical contact and doping applications. FIG. 9 includes an illustration of a cross-sectional view of a portion of a semiconductor substrate 100. A gate dielectric layer 102, a gate electrode 104, source/drain regions 106, spacers 108, and a patterned insulating layer 110 have been formed using conventional techniques. The patterned insulating layer 110 defines openings 112 that may expose portions of the semiconductor substrate 100 at the source/drain regions 106. If those exposed portions are not protected, a native oxide or other contaminants may reside along the surface of the semiconductor substrate 100 within the openings 112 and may adversely affect the electrical device.

In some instances, very short queue times between processing acts may be used to reduce these adverse effects. However, queue times are difficult to manage in manufacturing operations. If the equipment for a subsequent act is not operational or a backlog of material exists at that equipment, the queue times may not be met and

28

additional processing may be required. Some of this processing may include exposing the substrate to an additional oxide etch, such as a fluorine-containing solution. This additional processing increases processing time, increases the likelihood of mis-processing, or may cause other processing complications, such as an electrical short to an undesired region due to the extra oxide etching.

5

10

15

20

25

30

An organic layer 114 can be formed along the exposed surfaces of the semiconductor substrate 100 as illustrated in FIG. 9. The organic layer 114 allows a relatively low temperature passivation layer to be formed along the bottoms of openings 112 to reduce the likelihood of requiring relatively short queue times. Queue times of approximately four hours or longer may be achieved with the organic passivation layer. In many instances, the queue time limit may extend greater than one day and could potentially be increased to more than approximately one week. This longer queue time allows more processing flexibility at a manufacturing plant and reduces the likelihood of a re-work or other additional processing act that would otherwise not be necessary. In one embodiment, queue times listed above may represent the time between forming the organic passivation layer 114 and its subsequent removal. Unlike photoresist layers, no etching may be performed between forming and completely removing the organic passivation layer 114.

The semiconductor substrate 100 with the passivation layer 114 lying along the bottoms of the contact openings 112 may be placed in a sputtering or other deposition chamber. An initial act may be performed to remove the organic layer 114 before forming a metal-containing layer. A backsputter act or other equivalent processing act may be used to remove the organic layer 114 from the bottoms of the contacts. A refractory metal layer 116, which is a metal-containing layer that may include titanium, cobalt, or the like, may be formed along the exposed services of the pattern insulating layer 110 and the exposed portion of the semiconductor substrate 100. The substrate 100 may be annealed to form metal-silicide portions 118 along the bottom of the contact openings 112.

A conductive, metal-containing layer 122 may be formed over the refractory metal layer 116 and silicide portions 118. The conductive, metal-containing layer 116

29

may include aluminum, copper, tungsten, or the like. A polishing or etching act may be performed to remove portions of the conductive metal-containing layer 122 and refractory metal layer 116 overlying the uppermost surface of the pattern insulating layer 110 as shown in FIG. 11 to form the interconnects 120 that are electrically connected to the source/drain regions 106. Although not shown, other electrical connects are made other portions of the electrical device, such as the gate electrode 104. An inorganic passivation layer may be formed over the interconnects and pattern insulating layer to form a substantially completed device.

The principles described previously can be extended to situations where dopant diffusion needs to occur from one layer to an underlying region, such as an underlying layer or semiconductor substrate. FIG. 12 includes an illustration of a cross-sectional view of a semiconductor substrate 130 after performing acts in fabricating a bipolar transistor. FIG. 12 includes a p-type semiconductor bulk material 132, a heavily doped n-type buried layer 136, isolation regions 134, a collector contact region 138, an n-type drift region 140, a p-type active base region 142, and a p-type inactive base region 144. A patterned insulating layer 146 is formed over the substrate and defines an opening 148 where an emitter for the bipolar transistor is to be formed as illustrated in FIG. 12. Processing acts used in fabricating the device up to this point in time are performed using conventional techniques.

10

15

20

25

30

Similar to the contact example previously described, oxidation or other impurities introduced within opening 148 may cause adverse effects to the semiconductor device during subsequent processing acts. For example, if an oxide layer formed at the bottom of the opening 148, dopant diffusion from a subsequently formed layer may not occur due to the presence of the oxide layer along the bottom of the opening. Therefore, a queue time may be necessary between forming the opening 148 and doping a portion of the active base region 142 to form an emitter for the bipolar transistor.

An organic layer 150 may be formed along an exposed surface of a portion of the active base region 142 at the bottom of the opening 148. The active base region 142 typically includes a crystalline semiconductor material that is lightly doped. The

30

organic layer 150 may help to reduce the likelihood of formation of an oxide layer along the bottom of the opening and may also reduce the likelihood of introducing unwanted impurities or other contaminants into the active base region 142. By using the organic layer 150, a relatively longer queue time may be used before forming the emitter for the bipolar transistor. Alternatively, the queue time may be eliminated.

5

10

15

20

The organic layer 150 may be removed and a silicon-containing layer 152 may be formed within the opening 148 and over the patterned insulating layer 146. The silicon-containing layer 152 may be in situ doped or may be doped during a subsequent doping act. In one embodiment, the silicon containing-layer 152 as shown in FIG. 13 may be substantially undoped. A subsequent implant act may be performed as illustrated by the arrows 154 in FIG. 14. The doping may include an n-type dopant (phosphorus, arsenic, antimony, or the like). The silicon-containing layer 152 can be a dopant-source layer:

An anneal cycle may be performed to diffuse the dopant throughout the silicon-containing layer 152 to make it conductive and also to drive some of the dopant into the active base region 142 to form an emitter region 162 for the bipolar transistor as shown in FIG. 15. Portions of the silicon-containing layer 152 that lie outside the opening 148 may be removed by polishing, etching, or the like to give the structure a shown in FIG. 15. At this point in the process, a bipolar transistor has been formed. Subsequent processing acts may be performed to form other pattern insulating layers, conductors, inorganic passivation layers, or the like in order to form a substantially completed device. These subsequent acts after formation of the connector are conventional. In an alternate embodiment, a doped glass layer could be used as the dopant-source layer instead of the silicon-containing layer 152.

Schottky diodes may also be formed using the organic layer. In FIG. 16, an epitaxial, lightly p-type doped silicon containing layer 172 may be formed over a heavily doped p-type semiconductor bulk material 170. An organic layer 174 may be formed as previously described. The organic layer 174 is chemically bonded to the epitaxial layer 172. A patterned insulating layer 182 and an interconnect 184 are formed over the organic layer 174. If the organic layer 174 is relatively thin, the

WO 02/05349

5

15

20

31

PCT/US01/22045

organic layer 174 acts as a "leaky" capacitor; however it is thick enough to substantially prevent a reaction between the silicon in the epitaxial layer 174 and a metal within the interconnect 184. A backside contact (not shown) is made to the bulk material 170 to complete electrical contacts for the Schottky diode.

In still another embodiment, both contacts for a Schottky contact may be made on the same side of a substrate. In FIG. 18, a lightly p-type doped silicon-containing substrate 190 includes a heavily p-type doped region. An organic layer 194 is formed over the substrate 190 and doped region 192 using a process as previously described. A patterned insulating layer 202 and interconnects 204 as shown in FIG. 19. Again, 10 the organic layer 194 acts as a leaky dielectric. The right-hand side interconnect 204 effectively forms an ohmic contact with the substrate 190. The left-hand side contact effectively forms a Schottky contact. The combination of the features shown in FIG. 19 can be used to as a Schottky diode.

Silicon-containing metal-insulator-semiconductor (MIS) devices can be fabricated. The surface of Si (111) can be functionalized with n-alkyl groups using the two-step PCl<sub>5</sub> chlorination/Grignard alkylation procedure previously described above. The bonded aliphatic layer on the surface can serve as the insulating layer of the MIS device. The length of the alkyl chain can be used to vary the thickness of the insulating layer. A 0.04 cm<sup>2</sup> Hg drop can be placed on the functionalized Si surface to form the metal layer of the MIS device. I-V characteristics of the device may be measured by making an ohmic contact to the back of the sample with Ga/In eutectic and silver epoxy that was in electrical contact with a copper plate. The front contact of the device can be made with a Pt wire immersed in the Hg drop.

FIG. 20 shows I-V behavior of MIS devices with insulating layers  $C_nH_{n+1}$  with 25 n = 1, 2, 8. The data show that increasing the thickness of the insulating layer decreases the current density between the semiconductor and the metal and provides improved rectification and other electrical properties of such devices as compared to the devices made without the chemically bonded layer. FIG. 21 compares the I-V behavior of MIS devices with and without the bonded hydrocarbon insulating layer. 30 A MIS device with C<sub>3</sub>H<sub>7</sub> as an insulating layer shows the same diodic behavior as

32

seen in FIG. 20. H-terminated Si (111) surfaces that are immersed either in chlorobenzene or chlorobenzene followed by THF, and therefore, are not functionalized and do not have the insulating layer, display ohmic-like behavior.

5

10

15

20

25

30

After reading this specification, skilled artisans will appreciate that the organic passivation layer used with these various silicon-containing surfaces in electrical devices can be extended to many other applications. The applications presented are to illustrate some of the advantages of embodiments of the present invention and are not meant to limit it. Other applications can be used where electrical properties need to be improved or kept at least to a minimal level. These properties can include carrier lifetime, surface recombination velocities, electron efficiency, contact resistance, resistance of doped regions, or the like. Further, the principles described here in may be extended to other silicon-containing layers throughout electrical devices and may include load resistors, thin film transistors, junction field-effect transistors (JFETs), metal-insulator-semiconductor field-effect transistors (MISFETs) including metaloxide-semiconductor field-effect transistors (MOSFETs) and complementary metaloxide-semiconductor (CMOS) transistors, CMOS amplifiers, tunnel diodes, or the like. The silicon-containing substrates, materials, and layer are not porous, and therefore, can be used in electrical devices. Proper formation and cleaning procedures should be followed to reduce the likelihood of causing reliability problems that are sometimes seen with organic layers that contact electrically active silicon-containing layers.

Many other electrical structures and devices can be formed. Some of these devices are described in many different textbooks and articles. VLSI Technology, edited by Sze, Bell Telephone Laboratories, 1983; Microelectronics: Processing and Device Design by Colclaser, John Wiley & Sons, 1980; Silicon Processing for the VLSI Era: Vol. 1 Process Technology by Wolf, Lattice Press, 1986; Silicon Processing for the VLSI Era-Vol. 2: Process Integration by Wolf, Lattice Press, 1990; Silicon Processing for the VLSI Era: Vol. 3 - The Submicron MOSFET by Wolf, Lattice Press, 1995 include examples of such electrical structures and devices and are incorporated herein by reference.

33

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

5

10

15

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

34

#### WHAT IS CLAIMED IS:

5

15

25

- 1. An electrical structure comprising:
  - a silicon-containing material having a surface; and
    an organic layer chemically bonded to the surface of the silicon-containing
    material, wherein an electrical property of the electrical structure is
    significantly changed compared to a same structure without the organic
    layer.
- The electrical structure of claim 1, wherein the organic layer affects the electrical
   property within the silicon-containing material.
  - 3. The electrical structure of claim 2, wherein the electrical property is selected from a group consisting of a surface recombination velocity, carrier lifetime, electronic efficiency, voltage, device capacitance, contact resistance, and resistance of a doped region.
  - 4. The electrical structure of claim 1, wherein the organic layer comprises a hydrocarbon.
- 20 5. The electrical structure of claim 1, wherein the organic layer comprises a polymer.
  - 6. The electrical structure of claim 1, wherein:

the silicon-containing material is at least part of a photovoltaic cell; and the silicon-containing material comprises a region at the surface, wherein the region has a dopant concentration of at least approximately 1E19 atoms per cubic centimeter.

35

7. The electrical structure of claim 1, wherein:

20

- the silicon-containing material is at least part of a channel region of a fieldeffect transistor; and
- the organic layer is at least part of a gate dielectric for the field-effect transistor.
  - 8. The electrical structure of claim 1, further comprising a high-k material wherein: the silicon-containing material is at least part of a channel region of a field-effect transistor;
- the organic layer lies between the silicon-containing material and the high-k material; and
  - the high-k material is at least part of a gate dielectric for the field-effect transistor.
- 9. The electrical structure of claim 1, wherein the silicon-containing material is substantially monocrystalline.
  - 10. The electrical structure of claim 1, wherein the silicon-containing material is polycrystalline.
  - 11. The electrical structure of claim 1, wherein the silicon-containing material is substantially amorphous.
- 12. The electrical structure of claim 1, wherein a portion of the silicon-containing
  material immediately adjacent to the organic layer has a porosity no greater than approximately 30 percent.

36

WO 02/05349 PCT/US01/22045

- 13. A process for forming an electrical device comprising:
  - providing a silicon-containing material having a surface; and forming an organic layer chemically bonded to the surface of the silicon-containing material, wherein an electrical property of the electrical device is significantly different compared to a same device if the organic layer is not formed.
- 14. The process of claim 13, wherein the organic layer affects the electrical property within the silicon-containing material.
- 15. The process of claim 14, wherein the electrical property is selected from a group consisting of an surface recombination velocity, carrier lifetime, electronic efficiency, voltage, contact resistance, and resistance of a doped region.
- 15 16. The process of claim 13, wherein the organic layer comprises a monolayer.
  - 17. The process of claim 13, wherein the organic layer comprises a polymer.
- 18. The process of claim 13, further comprising doping a portion of the siliconcontaining material at the surface, wherein:

the portion has a dopant concentration of at least approximately 1x10<sup>19</sup> atoms per cubic centimeter immediately adjacent to the surface; the silicon-containing material is at least part of a photovoltaic cell; and doping is performed before forming the organic layer.

25

5

10

- 19. The process of claim 13, further comprising forming a gate electrode over the organic layer, wherein:
  - the silicon-containing material is at least part of a channel region of a fieldeffect transistor;
- the organic layer is at least part of a gate dielectric for the field-effect transistor; and
  - the gate electrode is a control electrode for the field-effect transistor.

WO 02/05349

25

37

PCT/US01/22045

	20. The process of claim 13, further comprising:
	forming a high-k material; and
	forming a gate electrode, wherein:
5	the silicon-containing material is at least part of a channel region of a
	field-effect transistor;
	the organic layer lies between the silicon-containing material and the
	high-k material; and
	the high-k material is at least part of a gate dielectric for the field-effect
10	transistor and lies between the silicon-containing material and the
	gate electrode.
	21. The process of claim 13, wherein forming the organic layer comprises:
	activating the surface of the silicon-containing material to form an activated
15	surface;
	reacting the activated surface with a chemical, wherein during the reaction, a
	hydrocarbon group becomes chemically bonded to the silicon-containing
	material.

- 20 22. The process of claim 21, wherein activating comprises halogenating the surface of the silicon-containing material to form the activated surface.
  - 23. The process of claim 22, wherein the hydrocarbon group has no more than nine carbon atoms.
  - 24. The process of claim 23, wherein the hydrocarbon group is an alkyl group.
  - 25. The process of claim 21, wherein the hydrocarbon group is an allyl group.
- 30 26. The process of claim 21, further comprising forming a polymer layer from the allyl group.

38

- 27. The process of claim 21, wherein the hydrocarbon group is an alkoxide group.
- 28. The process of claim 13, wherein the silicon-containing material is substantially monocrystalline.

5

- 29. The process of claim 13, wherein the silicon-containing material is polycrystalline.
- 30. The process of claim 13, wherein the silicon-containing material is substantially amorphous.
  - 31. A process for forming an electrical device comprising:

forming a patterned insulating layer over at least of the electrical device, wherein:

the patterned insulating layer defines an opening;

a silicon-containing region has an exposed portion at the opening; and the silicon-containing region is at least part of an electrical component within the electrical device;

forming an organic layer chemically bonded to the surface of the siliconcontaining region;

removing the organic layer; and

forming a metal-containing layer after removing the organic layer, wherein at least a portion of the metal-containing layer contacts the exposed portion of the silicon-containing region, and wherein the metal-containing layer is part of an electrical connection to the silicon-containing region.

32. The process of claim 31, further comprising allowing at least approximately four hours to elapse between forming the organic layer and removing the organic layer.

20

25

39

33.	The process of claim 31, further comprising annealing the non-insulating layer to
	form a metal silicide from the metal-containing layer and the silicon-containing
	region.

- 5 34. The process of claim 31, wherein no etching act is performed between forming and removing the organic layer.
  - 35. A process for forming an electrical device comprising:

forming a patterned insulating layer over at least of the electrical device,

10 wherein:

the patterned insulating layer defines an opening;

a silicon-containing region has an exposed portion at the opening; and the silicon-containing region is at least part of an electrical component within the electrical device;

forming an organic layer chemically bonded to the surface of the crystalline material;

removing the organic layer; and

forming a dopant-source layer that contacts the exposed portion of the siliconcontaining region.

20


- 36. The process of claim 35, further comprising allowing at least approximately four hours to elapse between forming the organic layer and removing the organic layer.
- 25 37. The process of claim 35, wherein the dopant-source layer comprises at least approximately 90 percent of at least one Group IVA element.
  - 38. The process of claim 35, further comprising annealing the dopant-source layer to diffuse at least a portion of the dopant atoms into the silicon-containing region.

30


39. The process of claim 35, wherein no etching act is performed between forming and removing the organic layer.


1/11


F16.1





F16. 2




























F16.15





10/11

# $\text{n-Si} \; (111) \, / \, C_n H_{2n+1} \, / \, \text{Hg}$




FIG. 20

11/11

# $\operatorname{n-Si}\left(111\right)/\operatorname{C}_{n}\operatorname{H}_{2n+1}/\operatorname{Hg}$




FIG. 21

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/US01/22045

A. CLA	SSIFICATION OF SUBJECT MATTER				
IPC(7)	:H01L 23/58, 21/31, 21/469				
	:257/642, 643; 438/780, 781				
According	to International Patent Classification (IPC) or to both	national classification and IPC			
B. FIEI	LDS SEARCHED				
Minimum d	locumentation searched (classification system follower	ed by classification symbols)			
U.S. :	257/642, 643; 438/780, 781, 309-387				
Documenta	tion searched other than minimum documentation to th	e extent that such documents are included	I in the fields searched		
Electronic o	data base consulted during the international search (n	ame of data base and, where practicable	, search terms used)		
Please Se	e Extra Sheet.				
C. DOC	CUMENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.		
x	US 5,429,708 (Linford et al.) 4 July 1		1-5, 9-17, 21, 25-		
	1, lines 14-34, 50-59; col. 2, lines 6-4	15; col. 4, lines 12-52; col. 5;	30		
Y	col 6, ls 1-8, line 45; Figs. 2A-15.		00 01 00		
			20, 31-39		
X	JP 6-84852 A (Tsukune et al.) 25 Mar	ch 1994 (25.03.94), Abstract;	1-4, 9, 13-16, 21-		
	Fig. 1; paragraphs [0003], [0006], [00		24, 28		
Y		-			
			8, 20, 31-39		
X	DE 42 29 031 A1 (Karl et al.) 03 Mai	rch 1994 (03.03.94), Abstract	1-3, 13-15, 16, 21		
Y			8, 20, 31-39		
X Furth	ner documents are listed in the continuation of Box C	See patent family annex.			
* Sp	ecial categories of cited documents:	"T" later document published after the into	rnational filing date or priority		
	cument defining the general state of the art which is not considered be of particular relevance	date and not in conflict with the applic principle or theory underlying the inv			
	rlier document published on or after the international filing date	"X" document of particular relevance; the considered novel or cannot be considered.	e claimed invention cannot be		
cite	current which may throw doubts on priority claim(s) or which is ed to establish the publication date of another citation or other	when the document is taken alone			
.O. do	ecial reason (as specified)  cument referring to an oral disclosure, use, exhibition or other  ans	considered to involve an inventive combined with one or more other suc	step when the document is a documents, such combination		
"P" do	cans  cument published prior to the international filing date but later than  priority date claimed	being obvious to a person skilled in the document member of the same patent			
	actual completion of the international search	Date of mailing of the international sea	rch report		
24 OCTO	BER 2001	<b>26</b> DEC 2001	)		
Name and n	nailing address of the ISA/IIS	Authorized office	<del>/                                    </del>		
Commissioner of Patents and Trademarks Box PCT  EDTK KIER STAND					
Washington, D.C. 20231					
Paratornal Superiorial					
Form PCT/ISA/210 (second sheet) (July 1998)*  Technology Center 2800					

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/US01/22045

C (Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages  Relevant to cla		Relevant to claim No.
x			1-5; 9-11, 13-15, 17, 28-30
X	JP 63-161672 A (Mizushima) 05 July 1988 (05.07.88) Abstract, page 3; Figure.		1-5, 7, 9, 13-17, 19, 28
Х	US 4,608,097 (Weinberger et al.) 26 August 1986 (26.08.86) Abstract; Figs. 3a-3c; col. 3, lines 49-64; col. 4, lines 40-68.		1-4, 6, 7, 9, 10, 13-15, 18, 19, 21, 28, 29
<b>X</b>	US 4,106,951 (Masi) 15 August 1978 (15.08.78) Abstr line 40 to col 3, line 44.	ract; col 2,	1-6, 9, 13-15, 17, 18, 21, 28
Х	US 5,972,724 (Arndt et al.) 26 October 1999 (26.10.99 Abstract; col. 3, lines 24-34; col. 4, lines 5-14, 39-37; lines 1-11.		1-5, 9, 13-17, 24, 28
Y, P	US 6,197,668 B1 (Gardner et al.) 06 March 2001 (06.6 Abstract; Fig. 1	03.01)	8, 20
Y	US 3,832,700 (Wu et al.) 27 August 1974 (27.08.74) A	Abstract	8, 20
Y	US 5,599,742 (Kadomura) 04 February 1997 (04.02.97 col. 3, lines 46-58.	); Abstract;	31-39
Y, P	US 6,147,405 (Hu) 14 November 2000 (14.11.00) Abs 4, 1 55 to col. 5, line 37.	tract; col.	31-39
Y	Ikawa, et al., "A New Surface Protecting Layer for Si Preventing Surface Oxidation" Lournal of the Electroch Society 138(8), August 1991, pp. 2382-2386. See espec Abstract; first paragraph, p. 2382; first col., p. 2384; l	emical cially	31-39
Y	Wolf, et al. Silicon Processing for the VLSI Era, Vol. Technology, Lattice Press: Sunset Beach, CA, 1986, pp		31-39
Y	JP 54-76629 A (Nishimura et al.) 19 June 1979 (19.06) Abstract	79)	31-39

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/US01/22045

B. FIELDS SEARCHED  Electronic data bases consulted (Name of data base and where practicable terms used):			
EAST: USPAT, US PG PUBS, EPO, JPO, DERWENT, IBM TECH Bulletins search terms: organo, organic, polymer, alkyl, allyl, hydrocarbon, passivate, protect, silicon, Si, SiC, SiGe, semiconductor, chemical, electrostatic, ionic, bond, photovoltaic, solar cell, ferroelectric, high k, high dielectric, gate, dopant, impurity, diffusion			
	·		
•			
	•		

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

### IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.